2011-07-05 00:33:36 +00:00
|
|
|
#include <basic/basic.h>
|
|
|
|
#include <nrf24l01p.h>
|
|
|
|
#include "core/ssp/ssp.h"
|
|
|
|
|
|
|
|
#define CHANNEL_BEACON 81
|
|
|
|
#define DEFAULT_SPEED R_RF_SETUP_DR_2M
|
|
|
|
#define MAC_BEACON "BEACO"
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------------------*/
|
2011-07-07 22:06:53 +00:00
|
|
|
/* Transmit a byte via SPI */
|
2011-07-05 00:33:36 +00:00
|
|
|
/*-----------------------------------------------------------------------*/
|
2011-07-07 22:06:53 +00:00
|
|
|
inline void xmit_spi(uint8_t dat) {
|
2011-07-05 00:33:36 +00:00
|
|
|
sspSend(0, (uint8_t*) &dat, 1);
|
|
|
|
}
|
|
|
|
|
|
|
|
#define CS_LOW() gpioSetValue(RB_SPI_NRF_CS, 0)
|
|
|
|
#define CS_HIGH() gpioSetValue(RB_SPI_NRF_CS, 1)
|
2011-07-05 09:11:08 +00:00
|
|
|
#define CE_LOW() gpioSetValue(RB_NRF_CE, 0)
|
|
|
|
#define CE_HIGH() gpioSetValue(RB_NRF_CE, 1)
|
2011-07-05 00:33:36 +00:00
|
|
|
|
|
|
|
void nrf_cmd(uint8_t cmd){
|
2011-07-07 22:06:53 +00:00
|
|
|
CS_LOW();
|
2011-07-05 00:33:36 +00:00
|
|
|
xmit_spi(cmd);
|
2011-07-07 22:06:53 +00:00
|
|
|
CS_HIGH();
|
2011-07-05 00:33:36 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
uint8_t nrf_cmd_status(uint8_t cmd){
|
2011-07-07 22:06:53 +00:00
|
|
|
CS_LOW();
|
2011-07-06 07:59:08 +00:00
|
|
|
sspSendReceive(0, &cmd, 1);
|
|
|
|
return cmd;
|
2011-07-07 22:06:53 +00:00
|
|
|
CS_HIGH();
|
|
|
|
};
|
|
|
|
|
|
|
|
void nrf_cmd_rw_long(uint8_t* data, int len){
|
|
|
|
CS_LOW();
|
|
|
|
sspSendReceive(0,data,len);
|
|
|
|
CS_HIGH();
|
2011-07-05 00:33:36 +00:00
|
|
|
};
|
|
|
|
|
2011-07-07 22:06:53 +00:00
|
|
|
|
2011-07-05 09:11:08 +00:00
|
|
|
void nrf_write_reg(const uint8_t reg, const uint8_t val){
|
2011-07-07 22:06:53 +00:00
|
|
|
CS_LOW();
|
2011-07-05 00:33:36 +00:00
|
|
|
xmit_spi(C_W_REGISTER | reg);
|
|
|
|
xmit_spi(val);
|
2011-07-07 22:06:53 +00:00
|
|
|
CS_HIGH();
|
2011-07-05 00:33:36 +00:00
|
|
|
};
|
|
|
|
|
2011-07-07 22:39:51 +00:00
|
|
|
void nrf_read_long(const uint8_t cmd, int len, uint8_t* data){
|
2011-07-07 22:06:53 +00:00
|
|
|
CS_LOW();
|
2011-07-07 22:39:51 +00:00
|
|
|
xmit_spi(cmd);
|
2011-07-07 22:06:53 +00:00
|
|
|
for(int i=0;i<len;i++)
|
|
|
|
data[i] = 0x00;
|
|
|
|
sspSendReceive(0,data,len);
|
|
|
|
CS_HIGH();
|
2011-07-05 00:33:36 +00:00
|
|
|
};
|
|
|
|
|
2011-07-07 22:39:51 +00:00
|
|
|
void nrf_write_long(const uint8_t cmd, int len, uint8_t* data){
|
2011-07-07 22:06:53 +00:00
|
|
|
CS_LOW();
|
2011-07-07 22:39:51 +00:00
|
|
|
xmit_spi(cmd);
|
2011-07-07 22:06:53 +00:00
|
|
|
sspSend(0,data,len);
|
|
|
|
CS_HIGH();
|
2011-07-05 09:11:08 +00:00
|
|
|
};
|
|
|
|
|
2011-07-07 22:39:51 +00:00
|
|
|
#define nrf_write_reg_long(reg, len, data) \
|
|
|
|
nrf_write_long(C_W_REGISTER|reg, len, data)
|
|
|
|
|
2011-07-05 00:33:36 +00:00
|
|
|
void nrf_init() {
|
|
|
|
// Enable SPI correctly
|
|
|
|
sspInit(0, sspClockPolarity_Low, sspClockPhase_RisingEdge);
|
|
|
|
|
|
|
|
// Enable CS & CE pins
|
|
|
|
gpioSetDir(RB_SPI_NRF_CS, gpioDirection_Output);
|
|
|
|
gpioSetPullup(&RB_SPI_NRF_CS_IO, gpioPullupMode_Inactive);
|
|
|
|
gpioSetDir(RB_NRF_CE, gpioDirection_Output);
|
|
|
|
gpioSetPullup(&RB_NRF_CE_IO, gpioPullupMode_PullUp);
|
|
|
|
|
|
|
|
// Setup for nrf24l01+
|
|
|
|
// power up takes 1.5ms - 3.5ms (depending on crystal)
|
2011-07-05 09:11:08 +00:00
|
|
|
CS_LOW();
|
2011-07-05 00:33:36 +00:00
|
|
|
nrf_write_reg(R_CONFIG,
|
|
|
|
R_CONFIG_PRIM_RX| // Receive mode
|
|
|
|
R_CONFIG_PWR_UP| // Power on
|
|
|
|
R_CONFIG_CRCO // 2-byte CRC
|
|
|
|
);
|
|
|
|
|
|
|
|
nrf_write_reg(R_EN_AA, 0); // Disable Enhanced ShockBurst;
|
|
|
|
|
|
|
|
nrf_write_reg(R_RF_CH, CHANNEL_BEACON &127); // Select channel
|
|
|
|
|
|
|
|
// enable receive pipes
|
|
|
|
nrf_write_reg(R_EN_RXADDR,R_EN_RXADDR_ERX_P0
|
|
|
|
// |R_EN_RXADDR_ERX_P1
|
|
|
|
);
|
|
|
|
|
|
|
|
nrf_write_reg(R_RX_PW_P0,16);
|
2011-07-07 22:06:53 +00:00
|
|
|
nrf_write_reg_long(R_RX_ADDR_P0,5,(uint8_t*)"\x1\x2\x3\x2\1");
|
2011-07-05 00:33:36 +00:00
|
|
|
|
|
|
|
// nrf_write_reg(R_RX_PW_P1,16);
|
|
|
|
// nrf_write_reg_long(R_RX_ADDR_P1,5,"R0KET");
|
|
|
|
|
|
|
|
// OpenBeacon transmit address
|
2011-07-07 22:06:53 +00:00
|
|
|
nrf_write_reg_long(R_TX_ADDR,5,(uint8_t*)MAC_BEACON);
|
2011-07-05 00:33:36 +00:00
|
|
|
|
|
|
|
// Set speed / strength
|
|
|
|
nrf_write_reg(R_RF_SETUP,DEFAULT_SPEED|R_RF_SETUP_RF_PWR_3);
|
|
|
|
|
|
|
|
// XXX: or write R_CONFIG last?
|
2011-07-05 09:11:08 +00:00
|
|
|
};
|
|
|
|
|
2011-07-07 22:06:53 +00:00
|
|
|
int nrf_rcv_pkt_time(int maxtime, int maxsize, uint8_t * pkt){
|
2011-07-05 09:11:08 +00:00
|
|
|
char buf;
|
|
|
|
int len;
|
|
|
|
|
|
|
|
nrf_write_reg(R_CONFIG,
|
|
|
|
R_CONFIG_PRIM_RX| // Receive mode
|
|
|
|
R_CONFIG_PWR_UP| // Power on
|
|
|
|
R_CONFIG_CRCO // 2-byte CRC
|
|
|
|
);
|
|
|
|
CE_HIGH();
|
|
|
|
delayms(maxtime); // XXX: check interrupt?
|
|
|
|
CE_LOW();
|
|
|
|
len=1;
|
2011-07-07 22:06:53 +00:00
|
|
|
nrf_read_long(C_R_RX_PL_WID,len,&buf);
|
2011-07-05 09:11:08 +00:00
|
|
|
len=buf;
|
|
|
|
if(len>32 || len==0){
|
|
|
|
return 0; // no packet
|
|
|
|
};
|
|
|
|
if(len>maxsize){
|
|
|
|
return -1; // packet too large
|
|
|
|
};
|
2011-07-07 22:06:53 +00:00
|
|
|
nrf_read_long(C_R_RX_PAYLOAD,len,pkt);
|
2011-07-05 09:11:08 +00:00
|
|
|
CS_HIGH();
|
|
|
|
return len;
|
2011-07-05 00:33:36 +00:00
|
|
|
};
|
2011-07-07 22:39:51 +00:00
|
|
|
|
|
|
|
char nrf_snd_pkt_crc(int size, uint8_t * pkt){
|
|
|
|
|
|
|
|
nrf_write_reg(R_CONFIG,
|
|
|
|
R_CONFIG_PWR_UP| // Power on
|
|
|
|
R_CONFIG_CRCO // 2-byte CRC
|
|
|
|
);
|
|
|
|
|
|
|
|
nrf_write_long(C_W_TX_PAYLOAD,size,pkt);
|
|
|
|
|
|
|
|
CE_HIGH();
|
|
|
|
delayms(10); // Send it. (only needs >10ys, i think)
|
|
|
|
CE_LOW();
|
|
|
|
|
|
|
|
return nrf_cmd_status(C_NOP);
|
|
|
|
};
|